Summary

This application note demonstrates the AXI4 system traffic generation and system performance measurement using the Xilinx AXI Traffic Generator (ATG) and AXI Performance Monitor (APM) cores. This reference design focuses on run time configuration for different instances of ATG and APM and shows how these IP cores can be configured and programmed to get the system performance metrics. This reference design also shows the run time system throughput and latency of the system for different configuration using web server application.

Included Systems

The reference design is created and built using Vivado® IP integrator, 2013.4 which is part of Vivado Design Suite: System Editions. The IP integrator is an interactive design and verification environment enabling creation and verification of a hierarchical system by graphically connecting IP provided by Xilinx, third parties, or proprietary IP using interface level connections. It provides a device and platform aware, interactive environment that supports intelligent auto-connection of key IP interfaces, one-click IP subsystem generation, real-time DRCs, and interface change propagation, combined with a powerful debug.

This design also includes the software built using the Xilinx Software Development Kit (SDK). The software runs on MicroBlaze™ processor subsystem and implements control, status, and monitoring functions. The software application is ported on the Xilkernel operating system with web server application. Complete IP integrator and SDK project files are provided with this reference design to allow you to examine and rebuild the design or use it as a template for starting a new design.

Introduction

Designing the right architecture for a complex and sophisticated FPGA system is a challenging task. The most critical element for meeting the performance requirements of the entire system is the interconnect and memory architecture. These system infrastructure IP components are highly configurable and need to be customized to the communication needs of all the other modules in the system, such as the processor, the graphics unit, and all the external connectivity IP.

Finding the right configuration of the interconnect and memory IP to balance performance requirements and resource considerations requires IP cores which can be used in accurate investigation of architectural trade-offs. Xilinx provides the AXI Traffic Generator and AXI Performance Monitor IP cores which helps you on system performance analysis for Interconnect, memory systems.

The AXI4 Traffic Generator IP is a synthesizable core with various configuration options to generate a wide variety of AXI4/AXI4-Stream and AXI4-Lite traffic. The AXI4 Performance Monitor IP allows you to monitor different AXI4 interfaces in system to get metrics for bytes count, transaction count, latencies, idle cycles, etc. Together these powerful IP features allow you to get a detailed estimation and analysis of the system behavior before the actual IP is ready.
Hardware and Software Requirements

Hardware requirement for this reference system includes:

- Xilinx KC705 evaluation board (Revision 1.1)
- USB Type-A to Mini-B cable
- USB Type-A to Micro-B cable
- Ethernet CAT-5 cable for connection between Kintex-7 Ethernet port and host system

The installed software tool requirement for building and downloading this reference system includes:

- Vivado Design Suite 2013.4: System Edition
- Vivado SDK 2013.4

Reference Design Specifics

This application note demonstrates three major system performance modes.

Table 1: System Performance Modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Performance</td>
<td>This mode demonstrates the memory bandwidth utilization variation for different configuration of seven ATGs used in the subsystem. The seven ATGs configured in static mode with different lengths to stress the interconnect. APMs are used to monitor throughput generated on each ATG memory mapped interface, measure latencies, and utilization on DDR.</td>
</tr>
<tr>
<td>High Level Traffic Profile</td>
<td>This mode demonstrates the AXI4 traffic generation for different protocols. The four ATGs configured to mimic AXI4 traffic generated from IP cores like Ethernet, PCIe, Video, and USB. APM monitors throughput generated by each ATG for the above protocol. It also measures latencies and utilization on DDR.</td>
</tr>
<tr>
<td>Advanced and Stream</td>
<td>The Advanced mode demonstrates how ATG can be configured to generate fine grained required AXI4 traffic profile by programming ATG commands. This mode also demonstrates the AXI4-Stream traffic generation in the system. APMs monitor throughput generated by each ATG. It also measures latencies and utilization on DDR.</td>
</tr>
</tbody>
</table>

For more detailed information on the ATG and APM, see the product guides in References, page 21.
Figure 1 shows the top-level system diagram.

At a time, one of the subsystems is active and generates traffic to and from DDR.

- **Subsystem 1** – Memory Performance Mode
- **Subsystem 2** – High Level Traffic Profile Mode
- **Subsystem 3** – Advanced and Streaming Mode
Memory Performance Mode

This subsystem consists of seven ATGs configured to generate read and write transactions to DDR with burst lengths programmed in each ATG. Together all these ATGs stress the interconnect. APM1 slots connected to each ATG AXI4 port monitors for read and write channel throughput. APM4 monitors the DDR side throughput, utilization, and latency. This mode demonstrates the throughput variation for different master burst length at each ATG and DDR interface.

The software application plots the run time graph for system throughput variation using the web server application. Software application also allows you to change the transfer burst length at each ATG through UART-based user interface and allows you to control the demonstration. This mode gives information about the minimum burst length required for maximum system throughput.

High Level Traffic Profile Mode

This subsystem consists of four ATGs configured to generate AXI4 traffic similar to real world IP cores such as Ethernet, USB, Video, and PCIe cores. This mode demonstrates the equivalent AXI4 traffic generated for each IP as per the configuration. All of the ATGs start generating traffic on `core_ext_start` pulse generated by using the software application. This allows you to synchronize all of the ATGs. The AXI4 traffic on the ATG can be stopped by providing a `core_ext_stop` pulse.

The following figures show the configuration of each ATG in a High Level Traffic subsystem.

![Figure 2: ATG8 – Ethernet Mode](image)

![Figure 3: ATG9 – USB Mode](image)
Each of these configurations places a specific load on the interconnect and memory. The web server application shows if these IP cores are able to get the desired bandwidth from the system. You can analyze the system characteristics and the overheads if any.

This subsystem is useful to interpret the system behavior before a real IP is available and addresses any system-level issues.

**Advanced and Stream Mode**

This subsystem consists of two ATGs. ATG12 is configured in Advanced mode. This mode allows you to configure different RAMs in ATG to generate desired traffic profile. For example, the configurations can include:

- Various lengths of transactions
- Delay between two transactions
- Dependency between transactions

ATG13 is configured in Master Only Stream mode which generates streaming traffic as a master. This stream traffic is routed to DDR through AXI-DMA which takes in AXI4-Stream traffic and generates AXI4 traffic.

**Table 2: Demonstration System Cores and Addresses**

<table>
<thead>
<tr>
<th>Core</th>
<th>Base Address</th>
<th>High Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>APM_1</td>
<td>0x44A00000</td>
<td>0x44A0FFFF</td>
</tr>
<tr>
<td>ATG_0</td>
<td>0x44A10000</td>
<td>0x44A1FFFF</td>
</tr>
<tr>
<td>ATG_1</td>
<td>0x44A20000</td>
<td>0x44A2FFFF</td>
</tr>
<tr>
<td>ATG_2</td>
<td>0x44A30000</td>
<td>0x44A3FFFF</td>
</tr>
<tr>
<td>ATG_3</td>
<td>0x44A40000</td>
<td>0x44A4FFFF</td>
</tr>
</tbody>
</table>
**Note:** ATG8 to ATG11 does not have an AXI4 slave interface to configure. These cores start generating traffic based on external inputs `core_ext_start` and `core_ext_stop`.

### System Performance Summary

ATGs Configuration: 32-bit at 100 MHz clock  
Interconnect Configuration: 256-bit at 100 MHz clock  
Memory Configuration: 64-bit at 400 MHz clock

### Memory Performance Mode

Table 3 shows the throughput achieved by each ATG for Read and Write channel and throughput variation with corresponding burst length configuration. The maximum memory throughput is 6.4 GB and maximum achieved throughput is 4.8 GB (75% of DDR bandwidth).

**Table 3: ATG for Read and Write Channel and Throughput**

<table>
<thead>
<tr>
<th>IP</th>
<th>Idle Throughput</th>
<th>Burst Length</th>
<th>System Throughput</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Write</td>
<td>Read</td>
</tr>
<tr>
<td>ATG_0</td>
<td>400 MB/s x2</td>
<td>0x1F</td>
<td>360 170</td>
</tr>
<tr>
<td>ATG_1</td>
<td>400 MB/s x2</td>
<td>0x3F</td>
<td>370 340</td>
</tr>
<tr>
<td>ATG_2</td>
<td>400 MB/s x2</td>
<td>0x7F</td>
<td>390 385</td>
</tr>
<tr>
<td>ATG_3</td>
<td>400 MB/s x2</td>
<td>0xFF</td>
<td>395 390</td>
</tr>
<tr>
<td>ATG_4</td>
<td>400 MB/s x2</td>
<td>0x1F</td>
<td>360 170</td>
</tr>
<tr>
<td>ATG_5</td>
<td>400 MB/s x2</td>
<td>0x3F</td>
<td>370 340</td>
</tr>
<tr>
<td>ATG_6</td>
<td>400 MB/s x2</td>
<td>0x7F</td>
<td>390 385</td>
</tr>
<tr>
<td>Total System Throughput (6,400 MB/s)</td>
<td>2,800x2 = 5600 MB/s (Read + Write)</td>
<td>= 4,815 MB/s (Read + Write)</td>
<td></td>
</tr>
</tbody>
</table>
High Level Traffic Profile Mode

Table 4 shows the throughput achieved with ATG High Level Traffic Profile mode options.

<table>
<thead>
<tr>
<th>IP</th>
<th>ATG Mode</th>
<th>Expected Throughput</th>
<th>System Throughput</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATG_8</td>
<td>Ethernet</td>
<td>62 MB x2</td>
<td>62</td>
</tr>
<tr>
<td>ATG_9</td>
<td>USB</td>
<td>48 MB x1</td>
<td>0</td>
</tr>
<tr>
<td>ATG_10</td>
<td>Video</td>
<td>373 MB x2</td>
<td>373</td>
</tr>
<tr>
<td>ATG_11</td>
<td>PCI</td>
<td>125 MB x2</td>
<td>125</td>
</tr>
</tbody>
</table>

Table 4: ATG High Level Traffic Profile Mode Options

The software application allows you to switch between subsystems available in the reference design and finer control options in each of the subsystem. Application-level software for controlling the system is written in C.

The application software in the reference design performs these actions:

1. The system, UART, and Ethernet Lite are initialized.
2. Web server related initialization is performed.
3. Memory performance mode subsystem is enabled.

After the initial setup sequence, you can enter "?" option through HyperTerminal to get the main help menu.

Application Menu

The software application provides a Main menu to switch between the different subsystems described in the following and submenu to each of the subsystem.

On the UART terminal Main menu is displayed when you enter "?" at the command prompt.

- M = Memory Performance Mode
- H = High Level Traffic Profile (HLTP) Mode
- A = Advanced and Stream Mode
- G = Get Current Mode and Status
- ? = Help

Enter a character based on the mode of interest. A detailed submenu is displayed in each mode based on the subsystem selected.

Memory Performance Mode: Submenu

Memory Performance Mode Menu
- a = All ATGs to Minimum Length of 0xF
- b = All ATGs to Maximum Length of 0xFF
- c = Increasing Order of Lengths
- d = Decreasing Order of Lengths
- e = Arbitrary Value of 0x3F
- ? = Help

In this mode, choose different available options to program the lengths of each ATG source like setting all ATGs to a minimum length of 0xF or to 0xFF, and etc.
High Level Traffic Profile (HLTP) Mode: Submenu

High Level Traffic Profile (HLTP) Menu
f = HLTP-Start
g = HLTP-Stop
? = Help

In this mode, choose to enable or disable all HLTP cores in the subsystem.

High Level Traffic Profile (HLTP) Mode: Submenu

Advanced and Stream Menu
h = AXI4 Transactions with Fix Length of 0x1
i = AXI4 Transactions with Fix Length of 0xFF
j = AXI4 Transactions with Variable Length of 0x0 to 0xFF
? = Help

In this mode, choose to set the lengths of transactions generated using Advanced mode of ATG.

Note: Any time during the run, you can enter "?" to get the Main Menu.

SDK Options

To link a web server application to SDK c-application, the following settings are needed:

1. The settings are completed in application properties to point to pre-compiled web server image files (right-click Application in SDK project and select Properties) See Figure 6.
2. The settings are completed under xilkernel bsp (right-click xillkernel_bsp_0 in SDK project and select **Board Support Package Settings**). See Figure 7.
Follow these steps to set up the system.

1. Connect a USB cable from the host PC to the USB JTAG port (item 6 in Figure 8). Ensure that the appropriate device drivers are installed (for additional information, see the Kintex-7 FPGA KC705 Evaluation Kit Getting Started Guide (UG883) [Ref 2]).

2. Connect a second USB cable from the host PC to the USB UART port (near item 6 in Figure 8). Ensure that the USB-UART drivers described in Hardware and Software Requirements, page 2 have been Installed.

3. Connect a power supply cable.

4. Turn the power on (item 27).

5. Start a terminal program (for example, HyperTerminal) on the host PC with these settings:
   - Baud rate: 9600
   - Data bits: 8
   - Parity: None
   - Stop bits: 1
Executing the Reference Design on Hardware

This section provides instructions on executing the reference design in hardware. The reference design runs on the KC705 board shown in Figure 8. In these instructions, numbers in parentheses correspond to the callout numbers in Figure 8. Not all callout numbers are referenced.

Executing the Reference System Using the Pre-Built Bitstream and the Compiled Software Application

These are the steps to execute the system using the files in the ready_for_download directory of the <unzip_dir>/xapp1202 directory.

1. Connect the Ethernet cable between the KC705 board and the Host machine. Configure the Host machine Ethernet card for 100 Mb/s full duplex.
2. In a Xilinx command shell (Vivado Design Suite 32/64-bit command prompt) or terminal window, change the directories to the ready_for_download directory.
   ```
   % cd <unzip dir>/xapp1202/ready_for_download
   ```
3. Invoke the Xilinx Microprocessor Debugger (XMD) tool:
   ```
   % xmd
   ```
4. Download the bitstream inside the XMD:
   ```
   XMD% fpga -f download.bit
   ```
5. Connect to the processor inside the XMD:
   ```
   XMD% connect mb mdm
   ```
6. Download the processor code (ELF) file:
   ```
   XMD% dow application.elf
   ```
7. Run the software:
   ```
   XMD% run
   ```

---

Figure 8: KC705 Board
8. In Host PC, configure the ethernet address to 192.168.1.1 by following the instructions. Click Start > Control Panel > Network and Sharing Center > Change Adaptor Settings. Right-click Local Area Connections and select Properties. Click Yes and double-click Internet Protocol version 4 (TCP/IPv4) > Change the IP Address and press OK.

9. Go to the Host machine and type IP address 192.168.1.10 (web server address).

**Note:** Ensure that the similar image shown in Figure 9 (for example, seven different graphs) is displayed. Initially, all of the graphs do not have any plots until Start Benchmark button is clicked. Best viewed in Mozilla® Firefox® version 26.0 and higher.

---

**Results for Running Hardware and Software Systems**

Figure 9 and Figure 10 show the web browser page after loading the application.
Web page contains user options to select the desired subsystem to run and top-level controls in each mode. The source of metrics for the first four graphs varies based on the mode selected. The table at the bottom of the web page lists these sources with respect to mode. The last three graphs display DDR metrics of Read and Write throughput, utilization, and average latency numbers. All of the APMs are configured to sample metrics for a window of 500 ms. The application also plots the graphs with new values at an interval of 500 ms.

### ATG-APM Demonstration

#### Legends

- Write Channel
- Read Channel
- Utilization
- DDR Max Throughput

#### User Options

**Steps to RUN**  
(a) Select Mode  
(b) Click Start Benchmark Graph  
(c) Click Stop Benchmark Graph  
(d) Goto Step(a)

**Mode**  
- Memory Performance Mode  
- High Level Traffic Profile Mode  
- Advanced & Stream Mode

**Memory Performance Mode Controls**

| ATG set-0 | 0xF | 0x1F | 0x3F | 0x7F | 0xFF |
| ATG set-2 | 0xF | 0x1F | 0x3F | 0x7F | 0xFF |
| ATG set-1 | 0xF | 0x1F | 0x3F | 0x7F | 0xFF |
| ATG set-3 | 0xF | 0x1F | 0x3F | 0x7F | 0xFF |

**High Level Traffic Profile Mode Controls**

- HLTP: Enable / Disable

**Advanced and Stream Mode Controls**

- Advanced: Enable / Disable
- Stream: Enable / Disable

**Note:** For finer controls please use c-application menu.

**Figure 10: Web Page Control Options**

- **Legends** – On all of the graphs displayed in web page, specific color coding is used to differentiate metrics.
  - Red color lines indicate write channel characteristics.
  - Green color lines indicate read channel characteristics.
  - Brown color lines indicate bandwidth utilization numbers.
  - Gray color lines indicate maximum throughput possible with current DDR settings.

- **Steps to RUN** – Quick instructions for the sequence of steps to run this application.

- **Mode** – Select one of the three modes to analyze the system behavior.

- **Memory Performance Mode Controls** – Set burst length for each set of ATG to one of the available options 0xF, 0x1F, 0x3F, 0x7F, or 0xFF.

- **High Level Traffic Mode Controls** – Either disable all the ATGs to stop generating traffic or enable all the ATGs to start generating IP specific traffic.

- **Advanced and Stream Mode Controls** – Either enable or disable Advanced and stream ATGs individually.

**Note:** There are more fine grain options available under each mode through c-application menu.
Memory Performance Mode Demonstration Run

Seven ATGs available in this system are divided into the following four sets:

- ATG0, ATG4 form set-0
- ATG1, ATG5 form set-1
- ATG2, ATG6 form set-2
- ATG3 form set-3

Each set can be configured to generate specific burst lengths.

1. Select **Memory Performance Mode**.
2. Select **Burst Lengths** for each ATG set.
3. Click **Start Benchmark Graph**.
4. From the c-application menu, vary the lengths dynamically if desired for each ATG set using the options provided (for example, configuring all ATGs to minimum length).
5. Observe and analyze graphs.
6. Click **Stop Benchmark Graph**.

Figure 11 to Figure 13 show the example run with 0x1F, 0x3F, 0x7F, and 0xFF burst lengths configured for each ATG sets.

![Memory Performance Mode Demonstration Run](image)
In Figure 11 and Figure 12, the throughput graphs of ATG set-0, ATG set-1, ATG set-2, and ATG set-3, there is a huge throughput advantage for a core with burst length of 0xFF versus 0x1F and only little throughput advantage (of order of 1 MB/s) with burst lengths of 0x7F and 0xFF.

Varying the burst lengths generated from each ATG source greatly helps you to analyze and arrive at the optimum configurations for the core.

In Figure 13, you can evaluate the metrics at the target memory. You can also analyze how effectively the target memory is used in the current system and the opportunities available to use its full capacity.
Write throughputs are a little higher than the read throughput and this matches with DDR latency numbers reported where the read latency is higher in the system than the write latency.

**High Level Traffic Profile Mode Demonstration Run**

Four ATGs available in this system are configured to generate IP specific traffic profiles.

1. Select **High Level Traffic Profile Mode**.
2. Click **Start Benchmark Graph**.
3. Observe and analyze graphs.
4. Click **Stop Benchmark Graph**.

Figure 14 to Figure 16 show the example run for this mode.

![Graph showing throughput for ATG set-0 and ATG set-1](image)

*Figure 14: High Level Traffic Profile Mode – ATG Set-0 and ATG Set-1*
Inference

Each ATG source is configured to mimic AXI4 throughput of pre-defined protocols Ethernet, USB, Video, and PCIe.

See High Level Traffic Profile Mode, page 4 for ATG configurations and expected AXI4 throughput numbers.

USB traffic reported on ATG set-1 shows that the write throughput is zero. This is because a USB core can either be a read or write at a time and the current configuration is set to generate read traffic.

The read and write throughput seen at DDR is almost equal in this case.

**Note:** Dark green in set-0 and set-3 is due to red and green lines drawn at the same point.
Now you can replace any of the ATGs with the real IP cores in the system and expect a similar behavior at the AXI4 side of the IP. This helps you receive the system-level characteristics before the actual IP is in place.

**Advanced and Stream Mode Demonstration Run**

Two ATGs available in this system are configured to generate user-defined traffic profile and stream traffic.

1. Select **Advanced and Stream Mode**.
2. Click **Start Benchmark Graph**.
3. From the c-application menu, vary the configurations of ATGs based on the options provided.
4. Observe and analyze graphs.
5. Click **Stop Benchmark Graph**.

*Figure 17 and Figure 18* show the example run for this mode.

*Figure 17: Advanced and Stream Mode – ATG Set-0 and ATG Set-1*
Inference

In Figure 17, ATG set-0 plots metrics from Advanced mode of ATG. Based on the transactions programmed to cmdram, the graphs show a variation in read and write throughput. Variation at ATG set-0 reflects on Figure 18 by decreasing write throughput and slight increase in read throughput.

As the Stream ATG is in Master Only mode, this only generates a write traffic. This can be seen in ATG set-1 graph that read throughput is always reports 0.

Reference Design Details

The reference design has been fully verified and tested on hardware. The design includes details on the various functions of the different modules. The interface has been successfully placed and routed at 100 MHz on the main AXI4 Interfaces to the memory controller using the Vivado Design Suite 2013.4.

Click here to download the design files associated with this application note.

Table 5 shows the reference design matrix.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>General</strong></td>
<td></td>
</tr>
<tr>
<td>Developer name</td>
<td>Kondalarao Polisetti, Pankaj Kumbhare</td>
</tr>
<tr>
<td>Target devices</td>
<td>Kintex-7 FPGAs</td>
</tr>
<tr>
<td>Source code provided</td>
<td>Yes</td>
</tr>
<tr>
<td>Source code format</td>
<td>VHDL/Verilog</td>
</tr>
<tr>
<td>Design uses code/IP from existing Xilinx</td>
<td>N/A</td>
</tr>
<tr>
<td>application note/reference designs, Vivado</td>
<td></td>
</tr>
<tr>
<td>design tools, or third-party</td>
<td></td>
</tr>
<tr>
<td><strong>Simulation</strong></td>
<td></td>
</tr>
<tr>
<td>Functional simulation performed</td>
<td>N/A</td>
</tr>
<tr>
<td>Timing simulation performed</td>
<td>N/A</td>
</tr>
<tr>
<td>Test bench used for functional and timing</td>
<td>N/A</td>
</tr>
<tr>
<td>simulations</td>
<td></td>
</tr>
<tr>
<td>Test bench format</td>
<td>N/A</td>
</tr>
</tbody>
</table>
Table 5: Reference Design Matrix (Cont’d)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Simulator software/version used</td>
<td>N/A</td>
</tr>
<tr>
<td>SPICE/IBIS simulations</td>
<td>N/A</td>
</tr>
<tr>
<td><strong>Implementation</strong></td>
<td></td>
</tr>
<tr>
<td>Synthesis software tools/version used</td>
<td>Vivado Design Suite 2013.4</td>
</tr>
<tr>
<td>Implementation software tools/versions used</td>
<td>Vivado Design Suite 2013.4</td>
</tr>
<tr>
<td>Static timing analysis performed</td>
<td>Yes (Timing passed with Vivado Design Implementation)</td>
</tr>
<tr>
<td><strong>Hardware Verification</strong></td>
<td></td>
</tr>
<tr>
<td>Hardware verified</td>
<td>Yes</td>
</tr>
<tr>
<td>Hardware platform used for verification</td>
<td>KC705 Revision 1.1 board</td>
</tr>
</tbody>
</table>

Table 6: Performance and Utilization

<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Slice Logic</strong></td>
<td></td>
</tr>
<tr>
<td>Slice LUTs</td>
<td>106,604 (53%)</td>
</tr>
<tr>
<td>Slice Registers</td>
<td>79,871 (20%)</td>
</tr>
<tr>
<td><strong>IOBs</strong></td>
<td></td>
</tr>
<tr>
<td>I/Os</td>
<td>138 (27%)</td>
</tr>
<tr>
<td><strong>Memory</strong></td>
<td></td>
</tr>
<tr>
<td>RAMB36E1s</td>
<td>207 (46%)</td>
</tr>
<tr>
<td>RAMB18E1s</td>
<td>137 (15%)</td>
</tr>
<tr>
<td><strong>Clocking</strong></td>
<td></td>
</tr>
<tr>
<td>BUFGCTRL</td>
<td>6 (18%)</td>
</tr>
<tr>
<td>MMCME2_ADV</td>
<td>1 (10%)</td>
</tr>
<tr>
<td>PLL2_ADV</td>
<td>1 (10%)</td>
</tr>
<tr>
<td><strong>General</strong></td>
<td></td>
</tr>
<tr>
<td>Run Time</td>
<td>100 minutes</td>
</tr>
<tr>
<td>Timing Violations</td>
<td>None</td>
</tr>
</tbody>
</table>

Table 7: Module Level Utilization

<table>
<thead>
<tr>
<th>Instance</th>
<th>Total LUTs</th>
<th>FFs</th>
<th>RAMB36</th>
<th>RAMB18</th>
</tr>
</thead>
<tbody>
<tr>
<td>Top</td>
<td>106,604</td>
<td>79,871</td>
<td>207</td>
<td>137</td>
</tr>
<tr>
<td>Memory Performance mode</td>
<td>27,532</td>
<td>17,173</td>
<td>65</td>
<td>17</td>
</tr>
<tr>
<td>HLTP mode</td>
<td>22,383</td>
<td>14,577</td>
<td>35</td>
<td>34</td>
</tr>
<tr>
<td>Adv_Streaming_mode</td>
<td>20,994</td>
<td>15,834</td>
<td>29</td>
<td>39</td>
</tr>
<tr>
<td>APM_4</td>
<td>8,045</td>
<td>4,603</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>IC_11</td>
<td>7,224</td>
<td>9,116</td>
<td>62</td>
<td>40</td>
</tr>
<tr>
<td>microblaze_1</td>
<td>1,854</td>
<td>1,613</td>
<td>10</td>
<td>0</td>
</tr>
</tbody>
</table>
Table 7: Module Level Utilization (Cont’d)

<table>
<thead>
<tr>
<th>Instance</th>
<th>Total LUTs</th>
<th>FFs</th>
<th>RAMB36</th>
<th>RAMB18</th>
</tr>
</thead>
<tbody>
<tr>
<td>mig_1</td>
<td>13,198</td>
<td>10,550</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>axi_ethernetlite_0</td>
<td>634</td>
<td>620</td>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td>axi_intc_1</td>
<td>261</td>
<td>233</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>axi_interconnect_1</td>
<td>4,112</td>
<td>5,136</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>axi_timer_1</td>
<td>256</td>
<td>213</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>axi_uartlite_1</td>
<td>99</td>
<td>90</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>blk_mem_gen_1</td>
<td>0</td>
<td>0</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>lmb_bram_if_cntlr_1</td>
<td>6</td>
<td>2</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>lmb_bram_if_cntlr_2</td>
<td>2</td>
<td>2</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>lmb_v10_1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>lmb_v10_2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>mdm_1</td>
<td>31</td>
<td>76</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>proc_sys_reset_1</td>
<td>18</td>
<td>31</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Note: The utilization information is approximate due to cross-boundary logic optimizations and logic sharing between modules.

References

1. ARM® AMBA® AXI Protocol Specification, version 2.0 (ARM IHI 0022C)
2. Kintex-7 FPGA KC705 Evaluation Kit Getting Started Guide (UG883)
5. LogiCORE IP AXI Interconnect Product Guide (PG059)
6. AXI Reference Guide (UG761)

Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Description of Revisions</th>
</tr>
</thead>
<tbody>
<tr>
<td>02/26/2014</td>
<td>1.0</td>
<td>Initial Xilinx release.</td>
</tr>
</tbody>
</table>
Notice of Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps.