

XUPV5-LX110T PCIe x1 Endpoint Plus Design Creation Using ISE[™] 10.1i SP3, Core generator 10.1i SP3





September, 2008

© 2008 Xilinx, Inc. All Rights Reserved

XUPV5-LX110T PCIe Overview

- Software Requirements
- Hardware Setup
- Design Creation
 - Highlighting the Virtex-5 RocketIO[™] GTP/GTX Transceivers
- Testing the design



ISE Software Requirement

• Xilinx ISE 10.1i SP3 software





Coregen Software Requirement

• Install Xilinx Coregen 10.1i IP Update 3





Software Requirement

- <u>PciTree</u> Bus Viewer
 - Free download from <u>http://www.pcitree.de/index.</u> <u>html</u>
 - HLP.SYS must be copied to <u>C:\WINDOWS\system32\dri</u> <u>vers</u> directory

About PciTree X Version 2.04a OK PciTree Michael Reusch This software is distributed as shareware Features: Display PCIbus as tree uses "peidevs.txt" if present for VID and DID read Config Space of device (selected in edit Config Register (selected in dump view) read io/memory space of BAR (dbl clicked in edit content of BAR space (selected in Win95/98/ME and WinNT/2000 / XP >> for help see http://www.pcitree.de 0S: Win NT 5.01 (build:2600) Platform: Win32 on Windows NT Info: Service Pack 3 Version of pridevs.txt: PCI and AGP Vendors, Devices and Subsystems identification file. : This is version 387 of this file: 19-03-2003 (D-M-Y).



Xilinx XUPV5-LX110T Board





Note: The XUPV5-LX110T uses an XC5VLX110T FPGA.

Setting Up the Hardware

- Insert the XUPV5-LX110T Board into a PCIe x1 slot
 - Connect PC power or use XUPV5-LX110T Power Adapter



Setting Up the Hardware

• Set the System ACE DIP switches, SW3 to 11010101 (1) (1 = on)



Setting Up the Hardware

Set DIP Switch SW8, bit 7 & 8 to up as per <u>AR24826</u>



CORE Generator

- Open the CORE Generator
 - Start → All Programs → Xilinx ISE Design Suite 10.1i → ISE → Accessories → CORE Generator
- Create a new project; select File \rightarrow New Project (1)

💐 Xilinx CORE Generator - No	Project	
<u>Eile Iools H</u> elp	and the second se	
New Project Ctrl+N		
Open Project Ctrl+O	Version License Status	IndicaRE Xilinx CORE Generator
Save Project Ctrl+5 Save Project As Ctrl+A		Getting Started
Import XCO File., -		
Preferences		Please select from the following options:
Exit		Create new project Browse to existing project
		Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.
View by Function View by Na	me <u>G</u> enerated IP	Information
New Project		Part: Unset Design Entry: Unset 🏹
2		INVERSITY XILINX®

PCle Core Generation

- Create a project directory: xupv5_pcie_x1_plus
- Name the project: xupv5-lx110t_pcie_x1_plus.cgp
- Set the Part:
 - Family: Virtex5
 - Device: xc5vlx110t
 - Package: ff1136
 - Speed Grade: -1

🖁 C : \xupv5	_pcie_x1_plus\xup v 5=1x110t_pcie_x	(1_plus. cgp. cgp*	×
Part Gen	eration Advanced		
,	Select the Part for the Project:		
	Family	Virtex5	
	Device	xc5vlx110t	
	P <u>a</u> ckage	ff1136	
	<u>S</u> peed Grade	<u>-1</u>	
<u>o</u> k	Gancel		Help



PCle Core Generation

- Set the Design Entry to Verilog
- Click OK

🂐 C: \xupv5_pcie_x1_plus\xupv5-lx110t_pci	e_x1_plus. cgp. cgp* X
Part Generation Advanced	
Flow	Preferred Implementation Files
Design Entry Verilog	C EDIF Netlist
○ Custom Output Product VHDL Verilog	☞ NGC <u>F</u> ile
Please refer to the onl information about compiling penavioral models	Simulation Files
using compxlib and using .VEO (Verilog)	🙃 Behavioral 🔽 VHDL
templates.	C Structural ↓ Verilog
	C None
-Flow Settings	
Yendor Other 💌	
Netlist <u>B</u> us Format B <n:m></n:m>	
	Other Output Products
	🗖 ASY Symbol File
	☐ <u>X</u> SF
<u>OK</u> <u>C</u> ancel	<u>M</u> elp



PCle Core Generation

• Double-click on the PCI Express Endpoint Block Plus Version 1.9

💐 Xilinx CORE Generator - C:\xupv5_pcie_x1_plus\xupv5-lx110t_pcie_x1_plus.cgp. cgp	
<u>File Project IP Tools Help</u>	
🛛 🔯 🛃 Show Latest Versions 📃 🕅 🔯 🌮 😽	
Curcion Version License Stat Debug & Verification Digital Signal Froc PFFGA Features and D Peatures defautes and D	•
Welcome to Xilinx CORE Generator. Wrote project file C:\xupv5_pcie_x1_plus\xupv5-lx110t_pcie_x1_plus.cgp.cgp. Console Errors Marnings Ready	

A ALLI

Configure PCle Core

• Click Next(1)

2giCXPE	Endpoint Block Plus for PCI Express
Component Name :	endpoint_blk_plus_v1_9
-Reference Clock)	requency
The Block Plus c	ore allows selection of the reference clock frequency.
Frequency (MHz)	100
-Number of Lanes -	
The Block Plus c	ore requires that an initial lane width be selected. Wider lane width
cores can train Select only the	jown to smailer lane widths if attached to a smaller lane width device. Lane width that is necessary for the design.
Lane Width :	X1 _
-Interface Freque	reà
The Block Plus c determines the m Layer Packets (T throughput to be for a 1-lane or data throughput. interface and re	wre allows selection of the interface clock frequency. This value aximum rate at which the user logic can transmit and receive Transaction Ps). The default frequency selections allow maximum possible data achieved for a selected lane width. Use of non-default frequency option 4-lane core results in the interface being overclocked with no effect on For the 8-lane core, use of the non-default frequency underclocks the duces data throughput.
It is recommende	d that the default frequency be used where possible.

Page 1 of 8 < Back

<u>V</u>iew Data Sheet



Cancel

Finish

<u>N</u>ext

X

Configure PCle Core

- Set ID Initial Values as shown (1)
- Click Next (2)

6	giCŽRE	Endpoint Block Plus for PCI Express	v1.9
1	-ID Initial Values		
	Vendor ID :	10EE Range: 0000FFFF (Hex)	
	Device ID :	5050 Range: 0000FFFF (Hex)	
	Revision ID :	00 Range: 00FF (Hex)	
	Subsystem Vendor ID	: 10EE Range: 0000FFFF (Hex)	
	Subsystem ID :	5050 Range: 0000FFFF (Hex)	
	Bara Clare .	05 Range: 00 RF (Herr)	
	Sub-Close :	00 Renge: 00 KK (New)	
	Totorfogo	00 Renge: 00 KK (New)	
	Interface .	joo nange. oori (iex)	
	Class Code :	050000 (Hex)	
	-Cardbus CIS Pointer -		
	Cardbus CIS Pointer	: 00000000 (Hex)	
		2	
Y	iew Data Sheet	Page 2 of 8 < Back Next > Finish Canc	el
			NIV°

х

Configure PCle Core

- Set BAR 0 to 1 Megabytes and de-select 64-bit (1)
- De-Select other BARs (2)
- Click Finish (3)

Logi CXPE

Endpoint Block Plus for PCI Express

(Hex)	🔽 🔽 Prefetcha	ble
(Hex)		
ſ		
- Kilobytes	V.	
(Hex)		
l .	☐ 64 bit (c	onsumes BAR 3)
- Kilobytes	🚽 🗌 Prefetcha	ble
(Hex)		
		_
	Kilobytes (Hex) Kilobytes (Hex)	 Kilobytes (Hex) 64 bit (c. Kilobytes Frefetchal (Hex)

X

v1.9

Configure PCIe Core

 After the PCIe core finishes generating, click OK on the Readme File window

🤻 Readme File	×
Core Name: Xilinx LogiCORE Endpoint Block Plus for PCI Express(R) Version: 1.9 Release Date: September 19, 2008	•
This document contains the following sections:	=
 Introduction New Features Resolved Issues Known Issues Technical Support Other Information Core Release History 	
I. INTRODUCTION For the most recent updates to the IP installation instructions	=
for this core, please go to:	-
<u>O</u> K <u>H</u> elp	



Configure PCIe Core

• The pcie_blk_plus_v1_9 IP appears under the Generated IP tab

🂐 Xilinx CORE Generator - C:\xupv5_pcie_x1_plus\xupv5-lx110t_pcie_x1_plus.c	ερ. cgp X
<u>F</u> ile <u>P</u> roject <u>I</u> P <u>T</u> ools <u>H</u> elp	
🛛 🃅 🛃 🕞 Show 🛛 Latest Versions 🔄 🗹 🔛 🍻 🌽 🎌	
Component Name IP Name Version Date Modified endpoint_blk_plus The mode of	Image: Component Name: Component Name: endpoint_blk_plus_v1_9 The Xilinx LogiCORE Block Plus Endpoint for PCI Express® (1-lane, 4-lane, and 8-lane) uses the Virtex (IM)-5 Integrated Hard IP Block for PCI Express in conjunction with flexible Virtex-5 architectural features to implement a compliant PCI Express Endpoint. More Recustomize (Under Original Project Settings)
View by Function View by Mame Generated IP	Recustomize Under Current Project Settings) Regenerate (Under Current Project Settings) Regenerate (Under Current Project Settings) Information Information
Generating implementation files. WARNING:coreutil - Default charset GBK not supported, using ISO-8859-1 instea Generating NGC file. Generating Verilog structural model. Finished Generating. Successfully generated endpoint_blk_plus_v1_9.	×
Errors <u>Marnings</u>	Part: xc5vlx110t-1ff1136 Design Entry: Verilog р
	NIVERSITY STALIN

ROG

Configure PCle Core

- Unzip the xupv5-lx110t_pcie_x1_plus.zip file to your project directory
 - This file has been prepared for your convenience and it will add several required files as noted in the next slide
 - Includes a pre-built design with a bitstream



Configure PCle Core

- The files added are:
 - These two files are required for ACE file generation
 - /implement/make_ace.bat
 - /implement/pcie_ace.cmd
 - Modification to the implementation flow (overwrites existing file)
 - /implement/implement.bat
 - UCF files specific to the XUPV5-LX110T board
 - /example_design/xupv5-lx110t_pcie_x1_plus.ucf



PCIe Core Compilation

- Type these commands in a windows command shell:
 - cd C:\xupv5_pcie_x1_plus\endpoint_blk_plus_v1_9\implement
 - implement.bat > implement.log 2>&1





Generate ACE File

- Type this command in a windows command shell:
 cd ..
 - make_ace.bat





ACE File Execution

- Use a CompactFlash reader to mount the XUPV5-LX110T CompactFlash as a disk drive
- Delete any existing ace files in this <CF Drive>\config\rev6 directory
- Note: rev6 matches the DIP switch settings





ACE File Execution

 Copy config directory, which contains generated pcie_blk_plus_top.ace, to your CompactFlash card



PciTree

- Eject the Compact Flash from your PC, insert it back into the XUPV5-LX110T and power-up the board
- Power on the PC
- Start PciTree





PciTree

- Locate the Xilinx Device
 - Vendor ID 10EE

PciTree	
direct select: bus: dev: func: sh ± 3 ± 0 ± 0	ow INT routing highest EXIT show Mem Map 4 About
 → host CPU 0.00.0 Host/PCI; Bridge I → 0.01.0 0->1 (1) PCI/PCI; Bridge I → 1.00.0 VGA; PC Compati → 1.00.1 Other; Display → 0.28.0 0->2 (2) PCI/PCI; Br: 2.00.0 Ethernet; Networ → 28.1 0->3 (3) PCI/PCI; Br: → 3.00.0 RAM; Memory Cor 0.29.0 Universal Host Cor 0.29.1 Universal Host Cor 	3.0.0 RAM; Memory Controller VID: x10KE Xilinx Corp DID: x5050 no device name found no SubVID: x10KE Xilinx SubID: x5050 no-name rev.: x00 xFF<-INTA# edit ConfReg: hex Write ConfReg
0.29.2 Universal Host Cor 0.29.3 Universal Host Cor 0.29.7 o. serial bus Dev: 0.30.0 0->4 (4) Subtractive, 4.01.0 Ethernet; Network 4.02.0 Audio; Multimed 0.31.0 PCI/ISA; Bridge De 0.31.1 o. Mass Storage Co 0.31.2 o. Mass Storage Co 0.31.3 SMBus; Serial Bus	Image: The state of the st
1 Fescan Write to reset	0000 0000 <1C : BAR 3 0000 0000 <20 : BAR 4 0000 0000 <24 : BAR 5 0000 0000 <28 : Cardbus_CIS_Ptr 5050 10EE <2C : SubID SubVendorID 0000 0000 <30 : Exp_ROM_BAR 0000 0040 <34 : reserved 0000 0040 <38 : reserved 0000 01FF <3C : maxLat minGnt IntPir



PciTree

 With the Xilinx device selected, double-click on BAR 0

lirect select: bus: dev:	func:	show INT routing	highest	EXIT
회 최 회 이	÷0 -	show Mem Map	4	About
 ⇒ host CPU 0.00.0 ⇒ 0.01.0 1.00.0 1.00.1 ⇒ 0.28.0 2.00.0 ⇒ 0.28.1 ⇒ 3.00.0 0.29.1 0.29.2 0.29.3 0.29.7 ⇒ 0.30.0 4.01.0 4.02.0 0.31.1 0.31.2 0.31.3 	Host/PCI; Brid 0->1 (1) PCI/PCI; VGA; PC Com Other; Disp 0->2 (2) PCI/PCI; Rthernet; N 0->3 (3) PCI/PCI; PAM; Memory Universal Host Universal Host Universal Host Universal Host Universal Host Universal Host Oniversal Host Universal Host Host Host Host Host Host Host Host	3.0.0 ge I RAM; Memory Converting State Br: DID: x10EE Xil pati SubVID: x10EE Xil lay SubVID: x10EE SubVID: x5050 rev.: x00 etwc edit ConfReg: Dev: Config Space D Cor Trefr after Dev: Config Space D imed 0500 0000 <000 e De 0000 0000 <10 e De 0000 0000 <10 e De 0000 0000 <10 o000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <20 0000 0000 <	htroller linx Corp device na Xilinx no-name x hex eg wr. ump: (type : DID VID : Stat Cm : BaseCla : BIST He : BAR 1 : BAR 1 : BAR 1 : BAR 2 : BAR 3 : BAR 4 : BAR 5 : Cardbus : SubID S	ame found no A<-INTA# of ConfRegs: • 16 • 64 ise BIOS int efresh dump: • 1 xs) • 1 • 1 xs) • 1 • 1 xs) • 0 • 1 xs) • 0 • 1 xs) • 0 • 1 xs) • 0 • 0 • 0 • 0 • 0 • 0 • 0 • 0
		DFC0 0000 <30 0000 0040 <34 0000 0000 <38) : Exp_ROM : reserve) : reserve	I_BAR ed ed
1		> 0000 010A <30	: maxLat	minGnt IntPi



- Click Yes (1)
- Select auto read memory (2)

BAR space				
00000000	<**00000000	2 -	auto read memory	077
00000000	<x000000000×< td=""><td>•</td><td></td><td>UL</td></x000000000×<>	•		UL
00000000	<*00000004>		Memory Space type0	
00000000	<v000000000< td=""><td></td><td>base - dfb00000</td><td></td></v000000000<>		base - dfb00000	
00000000	<x0000000000< td=""><td></td><td>Nonwo : \$6500000 = 1024 PPre-</td><td>~</td></x0000000000<>		Nonwo : \$6500000 = 1024 PPre-	~
00000000	<x00000014></x00000014>			5
00000000	<x00000018></x00000018>			
00000000	<x0000001c></x0000001c>		-edit memory :	
00000000	<x00000020></x00000020>		curo memory .	
00000000	<x00000024></x00000024>	3333		
00000000	<x00000028></x00000028>		- Deta:	-
00000000	<x0000002c></x0000002c>			refr.
00000000	<x00000030></x00000030>		Water Warrant	view:
00000000	<x00000034></x00000034>		write nemory count	
00000000	<x00000038></x00000038>		Loon on/off verify	- (? -5)
00000000	<x0000003c></x0000003c>		refresh view ofter write	\sim
00000000	<x00000040></x00000040>	1.1.1.1	Terresh view arout write	
00000000	<x00000044></x00000044>		- non contra	
00000000	<x00000048></x00000048>	2252	mem copy.	
00000000	<x0000004c></x0000004c>		source	
00000000	<x00000050></x00000050>			
00000000	<x00000054></x00000054>		destination	nem copy
00000000	<x00000058></x00000058>			
00000000	<x0000005c≻< td=""><td></td><td></td><td></td></x0000005c≻<>			
00000000	<x00000060></x00000060>		- select view rende:	
00000000	<x00000064></x00000064>	1111	server vare surger	
00000000	<x00000068></x00000068>		KB range (0 - 1023): 0	
00000000	<x0000006c></x0000006c>		-11	
00000000	<x00000070></x00000070>			•
00000000	<x00000074></x00000074>		100 monore (0 - 0) - 0	
00000000	<x00000078></x00000078>		no range $(0 - 0)$: 0	
00000000	<x0000007c></x0000007c>		4	1
00000000	<x00000080></x00000080>			



- Click on the first memory location
- Type <Shift-End> to select 1k (256 dwords)

BAR space			and the second se		- 🗆 🗡
		_			1
00000000	<x0000037c> .</x0000037c>	· · · · 📥	IV auco read memory	<i>r</i>	OK
00000000	<x00000380> .</x00000380>		Memory Space type	_	
00000000	<x00000384> .</x00000384>		memory opace oypeo		
00000000	<x00000388> .</x00000388>		base : dfb00000		
00000000	<x0000038c> .</x0000038c>		range : fff00000 =	= 1024 KByte	2
00000000	<x00000390> .</x00000390>				
00000000	<x00000394> .</x00000394>	()	and a second second		
00000000	<x00000398> .</x00000398>	***	edit memory :		
00000000	<x0000039c> .</x0000039c>	2	[1	
00000000	<x000003a0> .</x000003a0>	+++ ()	x00000000	<xdfb00000< td=""><td>256 dwor</td></xdfb00000<>	256 dwor
00000000	<x000003a4> .</x000003a4>			Data:	
00000000	<x000003a8> .</x000003a8>			[toggle	refr.
00000000	<x000003ac> .</x000003ac>	***	Write Memory	Count	view:
00000000	<x000003b0> .</x000003b0>			Verify.	
00000000	<x000003b4> .</x000003b4>	***	loop on/off	1	
00000000	<x000003b8> .</x000003b8>	***	refresh view aft	er write	
00000000	<x000003bc> .</x000003bc>	***			
00000000	<x000003c0> .</x000003c0>		mem copy:		-1
00000000	<x000003042 .<="" th=""><td></td><td>Source</td><td></td><td></td></x000003042>		Source		
00000000	<*0000003C82				
00000000	<*000003002		La constante de		an other at
00000000	<v000003d4></v000003d4>		destination	10	iem copy
00000000	<x000003d8></x000003d8>				
00000000	<x000003dc></x000003dc>		the second second second		
00000000	<x000003e0></x000003e0>		-select view range:	-	
00000000	<x000003e4></x000003e4>		KB range (0 - 1023	0.0	
00000000	<x000003e8> .</x000003e8>		in range to 1000	1. 0	
00000000	<x000003ec> .</x000003ec>		4		
00000000	<x000003f0> .</x000003f0>				
00000000	<x000003f4> .</x000003f4>		MB range $(0 - 0)$:	0	
00000000	<x000003f8> .</x000003f8>				1+1
00000000	<x000003fc> .</x000003fc>	-			
men test	load file say	7e file	Display range: C 128 Byte	s (• 1024	Bytes



- Write Memory
 - Select count (1)
 - Click Write Memory (2)
 - Click refr view (3)
- View results
 - Counting up to FF

BAR space	-	-	
00000000	<*00000000>	-	v auto read memory
00010001	<x00000004></x00000004>	n.n.	
00020002	<x00000008></x00000008>	0.0.	Memory Space type0
00030003	<x0000000c></x0000000c>	0.0.	base : dfb00000
00040004	<x00000010></x00000010>	0.0.	range : $fff00000 = 1024$ KBute
00050005	<x00000014></x00000014>	0.0.	
00060006	<x00000018></x00000018>	0.0.	
00070007	<x0000001c></x0000001c>	0.0.	edit memory :
00080008	<x00000020></x00000020>	0.0.	Constraints of the
00090009	<x00000024></x00000024>	0.0.	x00000000 <xdfb00000 256="" dwor<="" td=""></xdfb00000>
A000A000	<x00000028></x00000028>	0.0.	-Data:
000B000B	<x0000002c></x0000002c>	0.0.	x00000000 refr.
00000000	<x00000030></x00000030>	0.0.	Write Memory View:
OOODOOOD	<x00000034></x00000034>	0.0.	write nemory w count
OOOEOOOE	<x00000038></x00000038>	0.0.	loop of/off
OOOFOOOF	<x0000003c></x0000003c>	0.0.	I refresh view after write
00100010	<x00000040></x00000040>	0.0.	
00110011	<x00000044></x00000044>	0.0.	-mem 0.0007
00120012	<x00000048></x00000048>	0.0.	mem copy.
00130013	<x0000004c></x0000004c>	0.0.	source
00140014	<x00000050></x00000050>	0.0.	
00150015	<x00000054></x00000054>	0.0.	destination mem copy
00160016	<x00000058></x00000058>	0.0.	
00170017	<x0000005c></x0000005c>	0.0.	2 1 3
00180018	<x00000060></x00000060>	0.0.	select view range:
00190019	<x00000064></x00000064>	0.0.	
001A001A	<x00000068></x00000068>	0.0.	KB range (0 - 1023): 0
001B001B	<x0000006c></x0000006c>	0.0.	list.
001C001C	<x00000070></x00000070>	0.0.	
001D001D	<x00000074></x00000074>	0.0.	MB range $(0 - 0) = 0$
OOLEOOLE	<x00000078></x00000078>	0.0.	in range to over o
001F001F	<x0000007c></x0000007c>	0.0.	•
00200020	<x00000080></x00000080>		
mem test	load file	save file	Display range: C 128 Bytes © 1024 Bytes



- Restore Memory
 - Deselect count (1)
 - Click Write Memory (2)
 - Click refr view (3)
- Memory is reset to zeros





Documentation

- Virtex-5
 - Virtex-5 FPGA User Guide

http://www.xilinx.com/support/documentation/user_guides/ug190.pdf

- Virtex-5 Packaging and Pinout Specification

http://www.xilinx.com/support/documentation/user_guides/ug195.pdf

Virtex-5 RocketIO

- RocketIO GTP Transceiver User Guide –UG196
 http://www.xilinx.com/support/documentation/user_guides/ug196.pdf
- RocketIO GTX Transceiver User Guide –UG198
 http://www.xilinx.com/support/documentation/user_guides/ug198.pdf



Documentation

• PCle

- LogiCORE Endpoint Block Plus for PCI Express Data Sheet http://www.xilinx.com/support/documentation/ip_documentation/pcie_blk_plus_ds551.pdf
- LogiCORE Endpoint Block Plus for PCI Express Designs <u>http://www.xilinx.com/support/documentation/ip_documentation/pcie_blk_plus_ug341.pdf</u>
- LogiCORE Endpoint Block Plus Getting Started Guide for PCI Express Designs

http://www.xilinx.com/support/documentation/ip_documentation/pcie_blk_plus_gsg343.pdf

 Virtex-5 Integrated Endpoint Block User Guide for PCI Express Designs

http://www.xilinx.com/support/documentation/user_guides/ug197.pdf

